收藏本站
Folded Filter
Parameter Name
Valid
Default
Description
Range
INP_REG
FPGA_FAMILY
0-1
19, 24
1
19
Folded filter does not use the parameter.
The target FPGA family: SmartFusion2 (19) or IGLOO2 (24). The
parameter is set through the Libero SoC project settings dialog and
automatically transfers to the core.
DIE_SIZE
5, 10, 15,
20, 25, 30
20
Die size. The parameter is set through Libero project settings dialog and
automatically transfers to the core. If the Libero device selection
changes, you must invoke the core configuration interface and
regenerate RTL.
COEF_RAM
0-1
0
0: Build Coefficient ROM out of fabric resources.
1: Build Coefficient ROM using RAM blocks available on a chip.
DATA_RAM
0-1
0
0: Build Data FIFO out of fabric resources.
1: Build Data FIFO using RAM blocks available on a chip.
SAMPLEID
0-1
0
Disable (0) or enable (1) optional support for attaching numerical ID to
input and output samples.
ID_WIDTH
1-10
5
Numerical ID bit width. Valid when the ID support is enabled (SAMPLEID
= 1).
URAM_MAXDEPTH
0
2, 4, 8,
16, 32, 64
Micro RAM depth upper limit. The parameter limits the depth of uRAM to
be taken for data and/or coefficient storage. Once either or both
COEF_RAM or DATA_RAM parameters are set, the core uses on-chip
RAM blocks to implement appropriate storage. If the required storage
depth does not exceed the URAM_MAXDEPTH value, the Micro RAM is
used, otherwise the core utilizes the Large RAM blocks.
L
M
2-512
2-512
2
2
Folded filter does not use the parameter.
Folded filter does not use the parameter.
Other User Parameters
Table 9 lists two more parameters which must be configured for the core. They are not limited to integer
numbers, as they are not used by the RTL directly. The user interface converts two user parameters, Input
sample frequency and clock frequency, to the single RTL parameter PHY_TAPS.
Table 9 · Other CoreFIR User Parameters
Parameter Name
SAMPLE_RATE
CLOCK_RATE
26
Valid Range
0.001 – 75.0
0.01 – 150.0
Default
1.0
10.0
Description
Input data sample rate, Msamples/sec. A real number.
Clock frequency, MHz. A real number.
CoreFIR v8.5 Handbook
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
COREPCIF-RM IP MODULE COREPCIF
COREU1LL-AR IP MODULE COREU1LL
COREU1PHY-AR IP MODULE COREU1PHY
CORR-8BIT-XM-UT2 SITE LICENSE IP CORRELATOR XP
CP2-GSA-L CONN SHIELD LOWER TYPE A 22
CP2-HSA110-1 CONN SHROUD CPCI 2MM TYPE A 22
CP2-HSC055-4 CONN SHROUD CPCI 2MM TYPE C 11
CP2-K3567-SR-F COMPACT PCI - MISC
相关代理商/技术参数
COREFIR-UR 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CoreFIR Finite Impulse Response (FIR) Filter Generator
COREFIR-XX 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CoreFIR Finite Impulse Response (FIR) Filter Generator
COREMP7 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CoreMP7
COREPCI-AN 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCI-AR 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCI-EV 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCIF-OM 功能描述:IP MODULE COREPCIF RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
COREPCIF-OMFL 功能描述:IP MODULE 制造商:microsemi corporation 系列:- 零件状态:在售 类型:许可证 应用:- 版本:- 许可长度:- 许可 - 用户明细:- 操作系统:- 配套使用产品/相关产品:Microsemi 器件 媒体分发类型:- 标准包装:1